Povej prijatelju o tem izdelku:
Verilog HDL Design Examples Cavanagh, Joseph (Santa Clara University, California, USA) 1. izdaja
Do you have a profile? Prijava
Prejemajte obvestila o novih izdajah izvajalca Cavanagh, Joseph (Santa Clara University, California, USA)
Kaj pravijo naše stranke:
Dodaj na svoj seznam želja iMusic
Na voljo tudi kot:
Verilog HDL Design Examples
Cavanagh, Joseph (Santa Clara University, California, USA)
The book presents the Verilog language with a variety of examples to provide a firm foundation in the design of the digital system using Verilog HDL. It places emphasis on the detailed design of various Verilog projects that include the design module, test bench module, and outputs from the simulator illustrating the design's functional operation.
655 pages, 698 Line drawings, black and white; 34 Tables, black and white
| Medij | Knjige Hardcover Book (Knjiga s trdim hrbtom in platnicami) |
| Izdano | 13. oktobra 2017 |
| ISBN13 | 9781138099951 |
| Založniki | Taylor & Francis Ltd |
| Strani | 674 |
| Dimenzije | 260 × 184 × 44 mm · 1,40 kg |
| Jezik | Angleščina |
Več od Cavanagh, Joseph (Santa Clara University, California, USA)
Prikaži vse
Več od istega **izdajatelja**
Ogled vseh Cavanagh, Joseph (Santa Clara University, California, USA) ( Na primer Hardcover Book in Paperback Book )