Povej prijatelju o tem izdelku:
Test Resource Partitioning for System-on-a-Chip - Frontiers in Electronic Testing Vikram Iyengar 2002 edition
Test Resource Partitioning for System-on-a-Chip - Frontiers in Electronic Testing
Vikram Iyengar
Talks about test resource partitioning and optimization techniques for plug-and-play system-on-a-chip (SOC) test automation. This book aims to position test resource partitioning in the context of SOC test automation. It presents various techniques for the partitioning and optimization of the three major SOC test resources.
232 pages, biography
| Medij | Knjige Hardcover Book (Knjiga s trdim hrbtom in platnicami) |
| Izdano | 30. junija 2002 |
| ISBN13 | 9781402071195 |
| Založniki | Springer-Verlag New York Inc. |
| Strani | 232 |
| Dimenzije | 155 × 235 × 15 mm · 530 g |
| Jezik | Angleščina |