Povej prijatelju o tem izdelku:
Low Power Digital Design Using Asynchronous Logic: Moving Towards Clock-less Design Sathish Vimalraj Antony Jayasekar
Cena
€ 42,49
Naročeno iz oddaljenega skladišča
Predvidena dobava 8. - 16. okt
Prejemajte obvestila o novih izdajah izvajalca Sathish Vimalraj Antony Jayasekar
Kaj pravijo naše stranke:
Dodaj na svoj seznam želja iMusic
Low Power Digital Design Using Asynchronous Logic: Moving Towards Clock-less Design
Sathish Vimalraj Antony Jayasekar
The need for low power design is motivated by several factors, such as the emergence of portable systems, thermal considerations, reliability issues, and, most importantly, environmental concerns. Lots of power is wasted in an electronic device when the system is idle. This book introduces a new method of achieving low power by reducing the dependency of the clock signal in the design. It mainly focuses on obtaining low power by implementing asynchronous logic.
| Medij | Knjige Paperback Book (Knjiga z mehkimi platnicami in lepljenim hrbtom) |
| Izdano | 10. oktobra 2011 |
| ISBN13 | 9783846518441 |
| Založniki | LAP LAMBERT Academic Publishing |
| Strani | 92 |
| Dimenzije | 150 × 6 × 226 mm · 155 g |
| Jezik | Nemščina |