Run-time Reconfigurable Instruction Set Processor (Rt-risp): Design and Simulation Using Verilog-hld - Shoab Ahmed Khan - Knjige - LAP LAMBERT Academic Publishing - 9783847336778 - 5. januarja 2012
Če se naslovnica in naslov ne ujemata, je naslov pravilen

Run-time Reconfigurable Instruction Set Processor (Rt-risp): Design and Simulation Using Verilog-hld


Prejmite e-pošto, ko bo izdelek na voljo
Do you have a profile? Prijava
Prejemajte obvestila o novih izdajah izvajalca Shoab Ahmed Khan
Dodaj na svoj seznam želja iMusic

Not rated yet

Run-Time Reconfigurable Instruction Set Processors are next generation processors, which can optimize their instruction sets according to the demands of the applications being under execution on them. This optimization is achieved through reconfiguration in their hardware on fly. In this way the reconfigurable processors adapt their hardware, which is most suitable one for the running application and consequently they enhance the performance. Reconfigurable instruction set processors are the programmable processors that contain the reconfigurable logic in one or more of their functional units. The hardware design of such type of processors can be categorized into two main tasks: The design of reconfigurable logic itself and the design of the communication interface of reconfigurable logic with the remaining modules of the processor.

Medij Knjige     Paperback Book   (Knjiga z mehkimi platnicami in lepljenim hrbtom)
Izdano 5. januarja 2012
ISBN13 9783847336778
Založniki LAP LAMBERT Academic Publishing
Strani 184
Dimenzije 150 × 11 × 226 mm   ·   292 g
Jezik Nemščina