Run-time Reconfigurable Instruction Set Processor (Rt-risp): Design and Simulation Using Verilog-hld - Shoab Ahmed Khan - Books - LAP LAMBERT Academic Publishing - 9783847336778 - January 5, 2012
In case cover and title do not match, the title is correct

Run-time Reconfigurable Instruction Set Processor (Rt-risp): Design and Simulation Using Verilog-hld

Shoab Ahmed Khan

Price
Fr. 53.99

Ordered from remote warehouse

Expected delivery Jul 21 - 29
Add to your iMusic wish list

Run-time Reconfigurable Instruction Set Processor (Rt-risp): Design and Simulation Using Verilog-hld

Run-Time Reconfigurable Instruction Set Processors are next generation processors, which can optimize their instruction sets according to the demands of the applications being under execution on them. This optimization is achieved through reconfiguration in their hardware on fly. In this way the reconfigurable processors adapt their hardware, which is most suitable one for the running application and consequently they enhance the performance. Reconfigurable instruction set processors are the programmable processors that contain the reconfigurable logic in one or more of their functional units. The hardware design of such type of processors can be categorized into two main tasks: The design of reconfigurable logic itself and the design of the communication interface of reconfigurable logic with the remaining modules of the processor.

Media Books     Paperback Book   (Book with soft cover and glued back)
Released January 5, 2012
ISBN13 9783847336778
Publishers LAP LAMBERT Academic Publishing
Pages 184
Dimensions 150 × 11 × 226 mm   ·   292 g
Language German  

Show all

More by Shoab Ahmed Khan