
Tell your friends about this item:
SystemVerilog for Hardware Description: RTL Design and Verification 2020 edition
Vaibbhav Taraate
SystemVerilog for Hardware Description: RTL Design and Verification 2020 edition
Vaibbhav Taraate
This book introduces the reader to FPGA based design for RTL synthesis. The book builds the story from basic fundamentals of FPGA based designs to advance RTL design and verification concepts using SystemVerilog.
252 pages, 95 Illustrations, color; 9 Illustrations, black and white; XXI, 252 p. 104 illus., 95 ill
Media | Books Paperback Book (Book with soft cover and glued back) |
Released | June 11, 2021 |
ISBN13 | 9789811544071 |
Publishers | Springer Verlag, Singapore |
Pages | 252 |
Dimensions | 233 × 156 × 18 mm · 432 g |
Show all
More by Vaibbhav Taraate
See all of Vaibbhav Taraate ( e.g. Paperback Book and Hardcover Book )